

# ICSCRM 2011 の報告 (デバイス関連)

京都大学 工学研究科 電子工学専攻

木本 恒暢




2011. 11. 7

# ICSCRM 2011 参加者の分布

## ICSCRM 2011 Registrations

(As of Tuesday Sept. 12)

603 Total conference attendees representing 27 countries (including 87 students).



2011 International Conference on Silicon Carbide and Related Materials





# ICSCRM 2011 論文数の分布

## Technical Program

379 Presentations were selected from 426 total submitted abstracts


- 127 Oral Presentations, 252 Poster Presentations
- 25 Invited Speakers, 5 Invited Posters
- 2 Late News Speakers, 29 Late News Posters

Presentations by Region




# 1200 V – 200 A DMOSFET (Cree)

1200V SiC DMOSFET  
cross-section




$L_g = 0.5 \mu\text{m}$


7 mm x 8 mm (active area:  $0.4 \text{ cm}^2$ )




$V_{DS} = 2.58 \text{ V @ } 200 \text{ A (} V_{GS} = 20 \text{ V)}$



$R_{on} = 3.7 \text{ m}\Omega\text{cm}^2$




# 690 V – 1.0 mΩcm<sup>2</sup> トレンチMOSFET (ローム)




**Figure 1** Schematics cross section of (a) conventional single-trench structure and (b) double-trench structure with source trench and gate trench.

1.6 mm x 1.6 mm (active area: 0.014 cm<sup>2</sup>)



**Figure 2** The electric field distribution of device cross section on the epi layer at  $V_{ds} = 600V$  and  $V_{gs} = 0V$ . (a) single-trench structure. (b) double-trench structure.



**Figure 4**  $I_d - V_{ds}$  characteristics of double-trench MOSFETs in case of  $V_{gs} = 18V$ . The chip size is 1.6 mm x 1.6 mm. Active area is 0.01422 cm<sup>2</sup>.

# 690 V – 1.0 mΩcm<sup>2</sup> トレンチMOSFET (ローム)





Figure 1 Schematic of single-trench structure with source trench. Dimensions: 1.6 mm x 1.6 mm.




Figure 2 Cross-section of the single-trench structure. (a) single-trench structure, (b) double-trench structure.

100 mΩcm<sup>2</sup>  
 V<sub>gs</sub> = 18V  
 5cm<sup>-3</sup> 5μm  
 5cm<sup>-3</sup> 7μm  
 5cm<sup>-3</sup> 13μm  
 0.8 1  
 e-trench  
 ip size is  
 2 cm<sup>2</sup>.

# 高温 (> 250°C) パワーモジュール (APEI)

1200 V, > 100 A, > 250°C  
のパワーモジュールを開発




Fig. 1. APEI, Inc.'s high power (1200V and >100A) SiC power module products with (top) hermetically sealed, high reliability option (APE HT-1000 series) and (bottom) commercial, ultra-lightweight low profile option (APE HT-2000 series).




Fig. 3. APE HT-2000 power module output curves from 25 °C to 200 °C in a half-bridge configuration (single switch position shown) with 1200V SiC power MOSFETs [1].

# SiC Solid-State Disconnect (United SiC)





Fig.1. Circuit schematic diagram of the unidirectional SiC JFET based solid-state disconnect.



定常出力 25 kW  
ピーク出力 180 kW

Fig.2. Photograph of a unidirectional 100A-600V SiC SSD prototype for 150kW bi-directional inverter system applications.




Fig.3. DC characteristics of the bi-directional SSD for current flow in both directions at 100°C heat-sink temperature.

# 30 kW/L 高密度変換器 (FUPET他)

Table 1 Inverter specifications

Output power	15 kW
Input	DC 600 V
Output	3 $\phi$ – AC 400 V (60 Hz)
Switching frequency	8 kHz
Dead time	0.75 $\mu$ s
Power factor	0.85
Inverter size	500 cc (15 cm x 9 cm x 3.7 cm)
FETs	SJEC120R025 (1200 V, R <sub>ds</sub> =25 m $\Omega$ )
Diodes	SDC30S120 (1200 V, 30 A)






Fig. 2 Two-in-one-type SiC power module.



1200 V – 25 A SiC JFETs  
1200 V – 30 A SiC SBDs

15 kW (f = 8 kHz) 3相インバータ  
効率: > 99%  
出力電力密度: 30 kW/L (30 W/cc)





# 600 V級SBDのオン電圧低減の試み


## 研磨による薄ウェハ化 (Infineon)



ウェハ厚さ  
350  $\mu\text{m}$   $\rightarrow$  110  $\mu\text{m}$



Fig. 1: Schematic drawing of the grinding principle used

オン電圧 (620 A/cm<sup>2</sup>) : 1.7 V  $\rightarrow$  1.5 V




熱抵抗:  
2.1 K/W  $\rightarrow$  1.1 K/W

## トレンチ構造の活用 (ローム)




Moショットキー  
( $\phi_B = 0.85$  eV)




# 高耐圧デバイス用JTE構造の改良 (京都大)

## 耐圧のJTEドーズ量依存性 (メサ形PiNダイオード)



**Two-zone JTE + SM1 (空間変調JTE):**  
最適ドーズの幅が広い

# JTE構造改良による理想的な耐圧の達成 (京都大)



理想耐圧(一次元):

16.1 kV

(147  $\mu\text{m}$ ,  $7 \times 10^{14} \text{ cm}^{-3}$ )

実測耐圧:

15.4 kV

**(95%)**


p<sup>+</sup>型アノード:

Al<sup>+</sup>イオン注入で形成

電界集中緩和:

メサ + Al<sup>+</sup>注入JTE (空間変調)

# 高電流利得BJTの作製プロセス (京都大)





## \*Note

Doping concentration of p-SiC base is lower by a factor of 5.

- Emitter & Base Epitaxy
- Double-Mesa Formation (RIE)
- Base Ion Implantation
- Oxidation ( $1150^\circ\text{C}$  15min)
- Activation Anneal @  $1800^\circ\text{C}$
- Oxidation ( $1150^\circ\text{C}$  15min)
- Surface Passivation
- Metal Deposition (Ni)
- Metallization Anneal @  $950^\circ\text{C}$




# 高電流利得BJTの実現 (京都大)



- High injection mode at low  $I_C$  due to the lower base doping
- on (0001) Si-face  $\beta = 257 \rightarrow$  on (000 $\bar{1}$ ) C-face  $\beta = 439$
- **Highest current gain ever reported**

**First operation of C-face BJTs  
with current gain beyond 400**

# 高電流利得BJTの実現 (京都大)



- High injection
- on (0001) Si-face
- Highest current gain

**First**  
**with current gain beyond 400**

# 6.5 kV – 2.5 mΩcm<sup>2</sup> サイリスタ (GeneSiC)

## ベベルメサによる接合終端









Figure 1: Cross-sectional SEMs of SiC Mesas etched with arbitrarily chosen sidewall slopes.





# 12 kV – 100 A サイリスタ (Cree)

ネガティブベベルによる接合終端



1 cm x 1 cm  
(termination: 600  $\mu\text{m}</math>)$


Drift thickness: 90 $\mu\text{m}$ ; chip size: 1cmX1cm




# 超高耐压IGBT (Cree)

- **Possibility of Ultra-High Voltage devices**
  - Reduction in # of series devices in high voltage stacks
  - Increased reliability
  - Silicon thyristors limited to ~ 11 kV


## 4H-SiC IGBT structures (Based on SiC DMOSFETs)



SiC P-IGBT structure



SiC N-IGBT structure




Chip size: 6.7 mm x 6.7 mm  
Active area: 0.16 cm<sup>2</sup>  
Target current: 5 A (30 A/cm<sup>2</sup>)

# 15 kV pチャネルIGBT (Cree)


## 4H-SiC *P-IGBT* Characteristics (RT)

**Highest BV reported in semiconductor switches!**



$V_F = 5.8V @ 5 A, V_{GE} = -20V$   
 $= 11.2 V @ 32 A (200 A/cm^2)$

$R_{on,sp} = 24 m\Omega\text{-cm}^2$   
( $V_{GE} = -20V, V_{CE} = -11.2V$ )




**15 kV blocking ( $V_{GE} = 0V$ )**

# 12.5 kV nチャネルIGBT (Cree)


## 4H-SiC *N-IGBT* Characteristics (RT)

$R_{on,sp} = 5.3 \text{ m}\Omega\text{-cm}^2 \text{ !!}$



$V_F = 4.1V @ 5A, V_{GE} = 20V$   
 $= 6.1V @ 32A (200A/cm^2)$

$R_{on,sp} = 5.3 \text{ m}\Omega\text{-cm}^2$   
( $V_{GE} = 20V, V_{CE} = 6.1V$ )



12.5 kV blocking ( $V_{GE} = 0V$ )

# ICSCRM 2013 in Japan

Miyazaki (2013)

**Miyazaki**

A place of  
scenic beauty,  
Japanese ancient myth

**PHOENIX SEAGAIA RESORT**

Kyushu-Island

**Convention Center**

**Venue : Seagaia Convention Center**  
**Date : Sept. 29 – Oct. 4, 2013**

